





SLOS385 - SEPTEMBER 2001

LOW-NOISE, HIGH-SPEED CURRENT FEEDBACK AMPLIFIERS

FEATURES

- Low Noise
 - 2.9 pA/√Hz Noninverting Current Noise
 - 10.8 pA/√Hz Inverting Current Noise
 - 2.2 nV/√Hz Voltage Noise
- Wide Supply Voltage Range ±5 V to ±15 V
- Wide Output Swing
 - 25 V_{PP} Output Voltage, R_L = 100 Ω , ±15-V Supply
- High Output Current, 150 mA (Min)
- High Speed
 - 110 MHz (-3 dB, G=1, ±15 V)
 - 1550 V/ μ s Slew Rate (G = 2, \pm 15 V)
- Low Distortion. G = 2
 - 78 dBc (1 MHz, 2 V_{PP}, 100-Ω load)
- Low Power Shutdown (THS3115)
 - 300-μA Shutdown Quiescent Current Per Channel
- Thermal Shutdown and Short Circuit Protection
- Standard SOIC, SOIC PowerPAD™, and TSSOP PowerPAD™ Package
- Evaluation Module Available


APPLICATIONS


- Communication Equipment
- Video Distribution
- Motor Drivers
- Piezo Drivers


DESCRIPTION

The THS3112/5 are low-noise, high-speed current feedback amplifiers, ideal for any application requiring high output current. The low noninverting current noise of 2.9 pA/ $\sqrt{\text{Hz}}$ and the low inverting current noise of 10.8 pA/ $\sqrt{\text{Hz}}$ increase signal to noise ratios for enhanced signal resolution. The THS3112/5 can operate from \pm 5-V to \pm 15-V supply voltages, while drawing as little as 4.5 mA of supply current per channel. It offers low -78-dBc total harmonic distortion driving 2 V_{PP} into a 100- Ω load. The THS3115 features a low power shutdown mode, consuming only 300- μ A shutdown quiescent current per channel. The THS3112/5 is packaged in a standard SOIC, SOIC PowerPADTM, and TSSOP PowerPAD packages.

VOLTAGE NOISE AND CURRENT NOISE









Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.



AVAILABLE OPTIONS

		PACKAGED DE	VICE	_	EVALUATION.
TA	SOIC-8 SOIC-8 PowerPAD SOIC-14 (D) (DDA) (D)		TSSOP-14 (PWP)	EVALUATION MODULES	
0°C to 70°C	THS3112CD	THS3112CDDA	THS3115CD	THS3115CPWP	THS3112EVM
-40°C to 85°C	THS3112ID	THS3112IDDA	THS3115ID	THS3115IPWP	THS3115EVM

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V _{CC+} to V _{CC-}	
Input voltage	
Output current (see Note 1)	
Differential input voltage	
Maximum junction temperature	150°C
Total power dissipation at (or below) 25°C free-air temperature	See Dissipation Ratings Table
Operating free-air temperature, T _A : Commercial	0°C to 70°C
Industrial	40°C to 85°C
Storage temperature, T _{stq} : Commercial	–65°C to 125°C
Industrial	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	300°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The THS3112 and THS3115 may incorporate a PowerPAD™ on the underside of the chip. This acts as a heatsink and must be connected to a thermally dissipating plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage the device. See TI Technical Brief SLMA002 for more information about utilizing the PowerPAD™ thermally enhanced package.

DISSIPATION RATING TABLE

PACKAGE	AL^{θ}	T _A = 25°C POWER RATING
D-8	95°C/W [‡]	1.32 W
DDA	67°C/W	1.87 W
D-14	66.6°C/W [‡]	1.88 W
PWP	37.5°C/W	3.3 W

[‡] This data was taken using the JEDEC proposed high-K test PCB. For the JEDEC low-K test PCB, the θ JA is168°C/W for the D-8 package and 122.3°C/W for the D-14 package.

recommended operating conditions

		MIN	NOM MA	٩X	UNIT
Committee and V to V	Dual supply	±5	<u>+</u>	15	
Supply voltage, V _{CC+} to V _{CC-}	Single supply	10		30	V
On continuo forma sin to company to my	C-suffix	0		70	
Operating free-air temperature, T _A	I-suffix	-40		85	°C
Object designs of a few of leave to make the CND of	High level (device shutdown)	2			
Shutdown pin input levels, relative to the GND pin	Low level (device active)		(8.0	V



electrical characteristics over recommended operating free-air temperature range, T_A = 25°C, V_{CC} = \pm 15 V, R_F = 750 Ω , R_L = 100 Ω (unless otherwise noted)

dynamic performance

	PARAMETER		TEST CONDIT	IONS	MIN TYP MAX	UNIT
		$R_F = 1 k\Omega$		V _{CC} = ±5 V	95	
	Constitutional bandwidth (2 dD)	$R_L = 100 \Omega$	G = 1	V _{CC} = ±15 V	110	
BW	Small-signal bandwidth (–3 dB)	D. 100.0	$R_F = 750 \Omega$,	V _{CC} = ±5 V	103	MHz
DVV		$R_L = 100 \Omega$	G = 2	V _{CC} = ±15 V	110	IVITZ
	Bandwidth (0.1 dB)		$R_F = 750 \Omega$,	$V_{CC} = \pm 5 \text{ V}$	25	
	Bandwidth (0.1 db)		G = 2	V _{CC} = ±15 V	48	
			V _O = 10 V _{PP}	$V_{CC} = \pm 15 \text{ V}$	1550	
SR	Slew rate (see Note 2), G=8	G = 2 $R_F = 680 \Omega$	V- 5V	$V_{CC} = \pm 5 \text{ V}$	820	V/μs
		117 - 000 22	$V_O = 5 V_{PP}$	$V_{CC} = \pm 15 \text{ V}$	1300	
	Cattling time to 0.40/		$V_O = 2 V_{PP}$	$V_{CC} = \pm 5 \text{ V}$	50	
t _S	Settling time to 0.1%	G = -1	VO = 5 VPP	V _{CC} = ±15 V	63	ns

NOTE 2: Slew rate is defined from the 25% to the 75% output levels.

noise/distortion performance

	PARAMETER			TEST CONDITIO	NS	MIN TYP	MAX	UNIT
				R _F = 680 Ω,	V _{O(PP)} = 2 V	-78		
THD	Total harmonic distortion		$V_{CC} = \pm 15 \text{ V}$, f = 1 MHz	V _{O(PP)} = 8 V	-75		dBc
חחו	Total Harmonic distortion			$R_F = 680 \Omega$,	V _{O(PP)} = 2 V	-76		ubc
			$V_{CC} = \pm 5 \text{ V},$	f = 1 MHz	V _{O(PP)} = 6 V	-74		
Vn	Input voltage noise		$V_{CC} = \pm 5 \text{ V, } = \pm 5 \text{ V}$	±15 V	f = 10 kHz	2.2		nV/√ Hz
Ι.	Land compatible	Noninverting Input	.,	145.1/	(40111-	2.9		pA/√Hz
In	Input current noise	Inverting Input	$V_{CC} = \pm 5 \text{ V}, =$	±15 V	f = 10 kHz	10.8		pA/√HZ
	Crantalle		G = 2,	f = 1 MHz,	$V_{CC} = \pm 5 \text{ V}$	-67		dD.
	Crosstalk		$V_O = 2 Vpp$		$V_{CC} = \pm 15 \text{ V}$	-67		dBc
	Differential main armon		G = 2	R ₁ = 150 Ω	$V_{CC} = \pm 5 \text{ V}$	0.01%		
	Differential gain error		40 IRE modul	_	$V_{CC} = \pm 15 \text{ V}$	0.01%		
	Differential phase arror		±100 IRE Ran		$V_{CC} = \pm 5 \text{ V}$	0.011°		
	Differential phase error		NTSC and PA	AL .	$V_{CC} = \pm 15 \text{ V}$	0.011°		



electrical characteristics over recommended operating free-air temperature range, T_A = 25°C, V_{CC} = ± 15 V, R_F = 750 Ω , R_L = 100 Ω (unless otherwise noted) (continued)

dc performance

	PARAMETER	TEST CONI	DITIONS	MIN	TYP	MAX	UNIT
	land to effect and to end		T _A = 25°C		3	8	
	Input offset voltage		T _A = full range			13	
٧ _{IO}	Characal offices in the management of the manage	$V_{CC} = \pm 5 \text{ V},$ $V_{CC} = \pm 15 \text{ V}$	T _A = 25°C		1	3	mV
	Channel offset voltage matching	VCC = ±10 V	T _A = full range			4	
	Offset drift		T _A = full range		10		μV/°C
	lanut bing gurrant		T _A = 25°C			23	
	- Input bias current		T _A = full range			30	
	. Input bing current	$V_{CC} = \pm 5 \text{ V},$	T _A = 25°C		0.33	2	4
lΒ	+ Input bias current	$V_{CC} = \pm 15 \text{ V}$	T _A = full range			3	μΑ
	Innuit offeet gurrent		T _A = 25°C		4	22	
	Input offset current		T _A = full range			30	
Z _{OL}	Open loop transimpedance	$V_{CC} = \pm 5 \text{ V},$ $V_{CC} = \pm 15 \text{ V}$	R _L = 1 kΩ,		1		МΩ

input characteristics

	PARAMETER	TEST CONDI	TEST CONDITIONS		TYP	MAX	UNIT
\/	land account and development and	$V_{CC} = \pm 5 \text{ V}$	T. full names	±2.5	±2.7		
VICR	Input common-mode voltage range	$V_{CC} = \pm 15 \text{ V}$	T _A = full range	±12.5	±12.7		V
		$V_{CC} = \pm 5 V$,	T _A = 25°C	56	62		
CMRR	Common-mode rejection ratio	$V_1 = -2.5 \text{ V to } 2.5 \text{ V}$	T _A = full range	54			dB
CIVINN	Common-mode rejection ratio	$V_{CC} = \pm 15 \text{ V},$	T _A = 25°C	63	67		uБ
		$V_I = -12.5 \text{ V to } 12.5 \text{ V}$	T _A = full range	60			
D.	lanut vasiatan as	+ Input			1.5		$M\Omega$
RI	Input resistance	- Input			15		Ω
Ci	Input capacitance		•		2		pF

output characteristics

	PARAMETER	TE	TEST CONDITIONS			TYP	MAX	UNIT
			$R_L = 1 k\Omega$,	T _A = 25°C		3.9		
		$G = 4, V_I = 1 V, V_{CC} = \pm 5 V$	D 400 0	T _A = 25°C	3.6	3.8		
.,	Output walkana audan	VCC = ±3 V	$R_L = 100 \Omega$,	T _A = full range	3.4			V
VO	Output voltage swing		$R_L = 1 k\Omega$,	T _A = 25°C		13.5		V
		$G = 4$, $V_I = 3.4 V$, $V_{CC} = \pm 15 V$	D 400.0	T _A = 25°C	12.2	13.3		
		VCC = =10 V	$R_L = 100 \Omega$,	T _A = full range	12			
	Output summed this is	$G = 4$, $V_I = 1.025 V$, $V_{CC} = \pm 5 V$	R _L = 25 Ω,	T 0500	100	130		
Ю	Output current drive	G = 4, V _I = 3.4 V, V _{CC} = ±15 V	R _L = 25 Ω,	T _A = 25°C	175	270		mA
ro	Output resistance	open loop				14		Ω



electrical characteristics over recommended operating free-air temperature range, T_A = 25°C, V_{CC} = ± 15 V, R_F = 750 Ω , R_L = 100 Ω , GND = 0 V (unless otherwise noted) (continued)

power supply

	PARAMETER	TEST CC	NDITIONS	MIN	TYP	MAX	UNIT
		V 15 V	T _A = 25°C		4.4	5.5	
1.		$V_{CC} = \pm 5 \text{ V}$	T _A = full range			6	4
lcc	Quiescent current (per amplifier)	V 145.V	T _A = 25°C		4.9	6.5	mA
		$V_{CC} = \pm 15 \text{ V}$	T _A = full range			7.5	
			T _A = 25°C	53	60		
2000		$V_{CC} = \pm 5 \text{ V}$	T _A = full range	50			
PSRR	Power supply rejection ratio	V 145.V	T _A = 25°C	68	74		dB
		$V_{CC} = \pm 15 \text{ V}$	T _A = full range	66			

shutdown characteristics (THS3115 only)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ICC(SHDN)	Shutdown quiescent current (per channel)	$V_{GND} = 0 \text{ V}, V_{CC} = \pm 5 \text{ V}, \pm 15 \text{ V}$		0.3	0.45	mA
tDIS	Disable time (see Note 3)	V _{CC} = ±15 V		0.1		μs
tEN	Enable time (see Note 3)	V _{CC} = ±15 V		0.4		μs
IL(SHDN)	Shutdown pin input bias current for power up	$V_{CC} = \pm 5 \text{ V}, \pm 15 \text{ V}, V_{(SHDN)} = 0 \text{ V}$		18	25	μΑ
IH(SHDN)	Shutdown pin input bias current for power down	$V_{CC} = \pm 5 \text{ V}, \pm 15 \text{ V}, V_{(SHDN)} = 3.3 \text{ V}$		110	130	μΑ


NOTE 3: Disable/enable time is defined as the time from when the shutdown signal is applied to the SHDN pin to when the supply current has reached half of its final value.

TYPICAL CHARACTERISTICS


Table of Graphs

			FIGURE
	Small signal closed loop gain	vs Frequency	1 – 11, 13, 14
	Gain and phase	vs Frequency	12
	Small signal closed loop noninverting gain	vs Frequency	15, 16
	Small signal closed loop inverting gain	vs Frequency	17, 18
	Small and large signal output	vs Frequency	19, 20
	Hamanaha distantian	vs Frequency	21, 22
	Harmonic distortion	vs Peak-to-peak output voltage	23, 24
V _n , I _n	Voltage noise and current noise	vs Frequency	25
CMRR	Common-mode rejection ratio	vs Frequency	26
PSRR	Power supply rejection ratio	vs Frequency	27
	Crosstalk	vs Frequency	28
Z _o	Output impedance	vs Frequency	29
SR	Slew rate	vs Output voltage step	30
.,		vs Free-air temperature	31
V _{IO}	Input offset voltage	vs Common-mode input voltage	32
lΒ	Input bias current	vs Free-air temperature	33
VO	Output voltage	vs Output current	34, 35
	Output voltage headroom	vs Output current	36
ICC	Supply current (per channel)	vs Supply voltage	37
	Shutdown response		38





SMALL SIGNAL CLOSED LOOP GAIN



SMALL SIGNAL CLOSED LOOP GAIN





Figure 1


Figure 2

Figure 3





SMALL SIGNAL CLOSED LOOP GAIN



SMALL SIGNAL CLOSED LOOP GAIN




Figure 4

SMALL SIGNAL CLOSED LOOP GAIN

vs

FREQUENCY

 $R_F = 750 \Omega$

= 1.1 $k\Omega$

 $V_{CC} = \pm 5 V$

 $R_L = 100 \Omega$

 $R_F = 1 k\Omega$

SMALL SIGNAL CLOSED LOOP GAIN




Figure 6




Figure 7

f - Frequency - MHz

1000

Figure 8

Figure 9



Small Signal Closed Loop Gain – dB


-6

0.1

SMALL SIGNAL CLOSED LOOP GAIN FREQUENCY R_F = 560 Ω Small Signal Closed Loop Gain – dB $R_F = 1 k\Omega$ $R_F = 750 \Omega$ -3 G = 2 $V_{CC} = \pm 15 \text{ V},$ $R_L = 100 \Omega$ -9 100 1000 f - Frequency - MHz

Gain -Signal Closed Loop Small (

SMALL SIGNAL CLOSED LOOP GAIN




GAIN AND PHASE FREQUENCY $R_F = 430 \Omega$ $\mathsf{R_F} = 560~\Omega$ ab – $R_F = 360 \Omega$ $R_F = 750 \Omega$ $R_F = 1 k\Omega$ Gain and Phase G = 4, $V_{CC} = \pm 15 \text{ V}$ $R_L = 100 \Omega$ 0.1 10 1000 f – Frequency – MHz

Figure 10


Figure 11

Figure 12





SMALL SIGNAL CLOSED LOOP GAIN



SMALL SIGNAL CLOSED LOOP NONINVERTING GAIN





Figure 13


Figure 14

Figure 15


SMALL SIGNAL CLOSED LOOP NONINVERTING GAIN



SMALL SIGNAL CLOSED LOOP INVERTING GAIN



SMALL SIGNAL CLOSED LOOP INVERTING GAIN



TEXAS INSTRUMENTS www.ti.com

FREQUENCY Small and Large Signal Output – dB (V_{PP}) V_{CC} = ±5 V, G = 2 R_F = 680 Ω , R_L = 100 Ω 4 Vpp 2 Vpp 1.125 V_{PP} 0.711 V_{PP} 0.4 Vpp -12 0.125 V_{PP} -24 0.1 100 1000

SMALL AND LARGE SIGNAL OUTPUT

vs **FREQUENCY** $V_{CC} = \pm 15$ V, G = 2 R_F = 680 Ω, R_L = 100 Ω Signal Output – dB (Vpp) 4 Vpp 2 Vpp 1.125 V_{PP} 0.711 V_{PP} 0.4 V_{PP} Small and Large 0.125 Vpp

f - Frequency - MHz






Figure 19

f - Frequency - MHz

Figure 20

Figure 21










Figure 22

Figure 23

COMMON-MODE REJECTION RATIO

Figure 24









Figure 26

Figure 27







SUPPLY CURRENT (PER CHANNEL)




Figure 37





Figure 38



MECHANICAL DATA

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012



MECHANICAL INFORMATION

DDA (S-PDSO-G8)

Power PAD™ PLASTIC SMALL-OUTLINE



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 - D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.

PowerPAD is a trademark of Texas Instruments.




MECHANICAL DATA

PWP (R-PDSO-G**)

PowerPAD™ PLASTIC SMALL-OUTLINE

20 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusions.

D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.

E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments Incorporated.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated