features

- High Performance
 - 150 MHz -3 dB Bandwidth (V_{CC} = \pm 15 V)
 - 51 V/µs Slew Rate
 - 100 dB Third Harmonic Distortion at 250 kHz
- Low Noise
- 1.3 nV/√Hz Input-Referred Noise
 - Differential-Input/Differential-Output – Balanced Outputs Reject Common-Mode
 - Noise
 Reduced Second Harmonic Distortion
 Due to Differential Output
- Wide Power Supply Range
 - V_{CC} = 5 V Single Supply to ±15 V Dual Supply
- I_{CC(SD)} = 860 μA in Shutdown Mode (THS4130)

description


The THS413x is one in a family of fully-differential input/differential output devices fabricated using Texas Instruments' state-of-the-art BiComI complementary bipolar process.

The THS413x is made of a true fully-differential signal path from input to output. This design leads to an excellent common-mode noise rejection and improved total harmonic distortion.

DEI	ATED		
REL	AIED	DEV	ICES

DEVICE	DESCRIPTION
THS412x	100 MHz, 43 V/μs, 3.7 nV/√ Hz
THS414x	160 MHz, 450 V/μs, 6.5 nV/√ Hz
THS415x	180 MHz, 850 V/μs, 9 nV/√Hz

typical A/D application circuit




key applications

Single-Ended To Differential Conversion


SLOS318D - MAY 2000 - REVISED MARCH 2001

- Differential ADC Driver
- Differential Antialiasing
- Differential Transmitter And Receiver
- Output Level Shifter



HIGH-SPEED DIFFERENTIAL I/O FAMILY

DEVICE	NUMBER OF CHANNELS	SHUTDOWN
THS4130	1	Х
THS4131	1	_





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated

SLOS318D - MAY 2000 - REVISED MARCH 2001

AVAILABLE OPTIONS								
	PACKAGEI	D DEVICES	MSOP	EVALUATION				
ТА	SMALL OUTLINE (D)	MSOP PowerPAD™ (DGN)	CODES	MODULES				
0°C to 70°C	THS4130CD THS4131CD	THS4130CDGN THS4131CDGN	AOB AOD	THS4130EVM THS4131EVM				
–40°C to 85°C	THS4130ID THS4131ID	THS4130IDGN THS4131IDGN	AOC AOE					

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} to V _{CC+}	
Input voltage, V ₁	
Output current, I _O (see Note 1)	
Differential input voltage, V _{ID}	±6 V
Continuous total power dissipation	. See Dissipation Rating Table
Operating free-air temperature, T _A :C suffix	0°C to 70°C
I suffix	–40°C to 85°C
Storage temperature, T _{stg}	
Lead temperature 1,6 mm (1/16 Inch) from case for 10 seconds	300°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The THS413x may incorporate a PowerPad[™] on the underside of the chip. This acts as a heatsink and must be connected to a thermally dissipative plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage the device. See TI technical brief SLMA002 and SLMA004 for more information about utilizing the PowerPad[™] thermally enhanced package.

DISSIPATION RATING TABLE

PACKAGE	θJA (°C/W)	^θ JC (°C/W)	T _A = 25°C POWER RATING
D	167‡	38.3	740 mW
DGN§	58.4	4.7	2.14 W
+			

[‡]This data was taken using the JEDEC standard Low-K test PCB. For the JEDEC Proposed High-K test PCB, the θ_{JA} is 95°C/W with a power rating at T_A = 25°C of 1.32 W.

 $\$ This data was taken using 2 oz. trace and copper pad that is soldered directly to a 3 in. \times 3 in. PC.

recommended operating conditions

		MIN	TYP MA	х	UNIT
Supply voltage, V_{CC+} to V_{CC-}	Dual supply	±2.5	±	15	V
	Single supply	5		30	v
	C suffix	0		70	°C
Operating free-air temperature, TA	l suffix	-40		85	-0



SLOS318D - MAY 2000 - REVISED MARCH 2001

electrical characteristics, V_{CC} = \pm 5 V, R_L = 800 Ω , T_A = 25°C (unless otherwise noted)[†]

dynamic performance

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT	
		$V_{CC} = 5$	Gain = 1, $R_f = 390 \Omega$		125			
	Small signal bandwidth (-3 dB), Single ended input, differential output, V _I = 63 mV _{PP}	$V_{CC} = \pm 5$	Gain = 1, $R_f = 390 \Omega$		135			
BW		$V_{CC} = \pm 15$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $					
DVV	Small signal bandwidth ($_{2}$ dP)	Gain = 2, $R_f = 750 \Omega$		80		IVITZ		
	5	all signal bandwidth (-3 dB), $V_{CC} = \pm 5$ Gain = 2, $R_f = 750 \Omega$ 85						
		$V_{CC} = \pm 15$	Gain = 2, $R_f = 750 \Omega$		90			
SR	Slew rate (see Note 2)	Gain = 1			52		V/µs	
	Settling time to 0.1%	Stop voltogo			78		ns	
t _S	Settling time to 0.01%	Step voltage =	2 v, Gain = 1		213		ns	

[†] The full range temperature is 0°C to 70°C for the C suffix, and –40°C to 85°C for the I suffix.

NOTE 2: Slew rate is measured from an output level range of 25% to 75%.

distortion performance

	PARAMETER	TEST	CONDITIONS	MIN TYP MAX	UNIT		
		V00 - 5	f = 250 kHz	-95			
	VCC = 5Image: Constraint of the second						
		VCC = ±3	f = 1 MHz	-80			
THD		$V_{00} = \pm 15$	f = 250 kHz	-97	dBc		
		VCC = ±13	f = 1 MHz	-80	ubc		
		Voo = +5	f = 250 kHz	-91			
	V _O = 4 V _{PP}	VCC = ∓2	f = 1 MHz	-75			
		$V_{CC} = \pm 15$	f = 250 kHz	-91			
			f = 1 MHz	-75			
	V _O = 4 V _{PP} ious free dynamic range (SFDR), rential input, differential output,		$V_{CC} = \pm 2.5$	97			
Spuriou	us free dynamic range (SFDR).	$V_{O} = 2 V_{pp}$	$V_{CC} = \pm 5$	98	dB		
Differer	ntial input, differential output,		$V_{CC} = \pm 15$	99			
Gain =	1, $R_f = 390 \Omega$, $R_L = 800 \Omega$, $f = 250 \text{ kHz}$	in = 1, $R_f = 390 \Omega$, $R_L = 800 \Omega$, $f = 250 \text{ kHz}$			$V_{CC} = \pm 5$	93	
		vO = 4 vpp	$V_{CC} = \pm 15$	95			
Third in	termodulation distortion	V _{I(PP)} = 4 V, F1 = 3 MHz,	G = 1, F2 = 3.5 MHz	-53	dBc		
Third o	rder intercept	VI(PP) = 4 V, F1 = 3 MHz,	G = 1, F2 = 3.5 MHz	41.5	dB		

[†] The full range temperature is 0°C to 70°C for the C suffix, and –40°C to 85°C for the I suffix.



SLOS318D - MAY 2000 - REVISED MARCH 2001

electrical characteristics, V_{CC} = \pm 5 V, R_L = 800 Ω , T_A = 25°C (unless otherwise noted) (continued)[†]

noise performance

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vn	Input voltage noise	f = 10 kHz		1.3		nV/√Hz
I _n	Input current noise	f = 10 kHz		1		pA/√Hz

[†] The full range temperature is 0°C to 70°C for the C suffix, and –40°C to 85°C for the I suffix.

dc performance

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Open loo		$T_A = 25^{\circ}C$	71	78	MAX 2 3 3.5 6 500	dB
Openio	op gan	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	uВ			
	Input offect veltage	$T_A = 25^{\circ}C$		0.2	2	
Vice	Input offset voltage	T _A = full range	71 78 69 0.2 2 0.2 3 0.2 3.5 4.5 2 100 500	mV		
V(OS)	Common mode input offset voltage, referred to VOCM	$T_A = 25^{\circ}C$		0.2	3.5	
	Input offset voltage drift	T _A = full range		4.5		μV/°C
I _{IB}	Input bias current	T _A = full range		2	6	μA
100	Input offset current			100	500	nA
los	Offset drift	rA = luii lange		2		nA/°C

[†] The full range temperature is 0°C to 70°C for the C suffix, and –40°C to 85°C for the I suffix.

input characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CMRR	Common-mode rejection ratio	T _A = full range	80	95		dB
VICR	Common-mode input voltage range		-3.77 to 4.3	-4 to 4.5		V
RI	Input resistance	Measured into each input terminal		34		MΩ
Cl	Input capacitance, closed loop			4		pF
r _o	Output resistance	Open loop		41		Ω

[†] The full range temperature is 0°C to 70°C for the C suffix, and -40°C to 85°C for the I suffix.

output characteristics

PARAMETER	PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT
		T _A = 25°C	1.2 to 3.8	0.9 to 4.1		~
	V _{CC} = 5 V	T _A = full range	1.3 to 3.7			
	$V_{CC} = \pm 5 V$	T _A = 25°C	±3.7	±4		
Output voltage swing		T _A = full range	±3.6			
	V _{CC} = ±15 V	T _A = 25°C	±10.5	±12.4		
		T _A = full range	±10.2			
	$V_{CC} = 5 V_{,}$	T _A = 25°C	25	45		mA
	$R_L = 7 \Omega$	T _A = full range	20			
In Output current	$V_{CC} = \pm 5 V$,	T _A = 25°C	30	55		
IO Output current	$R_L = 7 \Omega$	T _A = full range	28			
	$V_{CC} = \pm 15 V,$	T _A = 25°C	60	85		
	RL = 7 Ω	T _A = full range	50			

[†] The full range temperature is 0° C to 70° C for the C suffix, and -40° C to 85° C for the I suffix.



SLOS318D - MAY 2000 - REVISED MARCH 2001

electrical characteristics, V_{CC} = \pm 5 V, R_L = 800 Ω , T_A = 25°C (unless otherwise noted) (continued)[†]

power supply

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
	Supply voltage range	Single supply		4		33	V
VCC		Split supply		±2		±16.5	
ICC	Quiescent current	V _{CC} = ±5 V	$T_A = 25^{\circ}C$		12.3	15	mA
			T _A = full range			16	
		$V_{CC} = \pm 15 V$	$T_A = 25^{\circ}C$		14		
	Quippoont ourroat (obutdown) (THS4120 oply)	ent (shutdown) (THS4130 only) $V_{PD} = -5 V$	$T_A = 25^{\circ}C$		0.86	1.4	mA
ICC(SD)	Quescent current (shutdown) (1H54130 only)		T _A = full range			1.5	
PSRR	Power supply rejection ratio (dc)		T _A = 25°C	73	98		dB
			T _A = full range	70			

[†] The full range temperature is 0°C to 70°C for the C suffix, and –40°C to 85°C for the I suffix.


TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
	Small signal frequency response		1, 2
	Small signal frequency response (various supplies)		3
	Small signal frequency response (various CF)		4
	Small signal frequency response (various CL)		5
	Large signal transient response (differential in/single out)		6
	Large signal frequency response		7
CMMR	Common mode rejection ratio	vs Frequency	8
ICC	Supply current	vs Free-air temperature	9
		vs Free-air temperature (shutdown state)	10
I _{IB}	Input bias current	vs Free-air temperature	11
	Settling time		12
PSRR	Power supply rejection ratio	vs Frequency (differential out)	13
	Large signal transient response		14
THD	Total harmonic distortion	vs Frequency	15
	Second harmonic distortion	vs Frequency	16, 17
	Second harmonic distortion	vs Output voltage	18, 19
	Third harmonic distortion	vs Frequency	20, 21
		vs Output voltage	22, 23
V _n	Voltage noise	vs Frequency	24
I _n	Current noise	vs Frequency	25
V _(OS)	Input offset voltage	vs Common-mode output voltage	26
VO	Output voltage	vs Differential load resistance	27
z _o	Output impedance	vs Frequency	28




SLOS318D - MAY 2000 - REVISED MARCH 2001






SLOS318D - MAY 2000 - REVISED MARCH 2001






SLOS318D - MAY 2000 - REVISED MARCH 2001






SLOS318D - MAY 2000 - REVISED MARCH 2001




TYPICAL CHARACTERISTICS

TOTAL HARMONIC DISTORTION vs






SLOS318D - MAY 2000 - REVISED MARCH 2001






SLOS318D - MAY 2000 - REVISED MARCH 2001








SLOS318D - MAY 2000 - REVISED MARCH 2001





SLOS318D - MAY 2000 - REVISED MARCH 2001





SLOS318D - MAY 2000 - REVISED MARCH 2001

APPLICATION INFORMATION

resistor matching

Resistor matching is important in fully differential amplifiers. The balance of the output on the reference voltage depends on matched ratios of the resistor. CMRR, PSRR, and cancellation of the second harmonic distortion will diminish if resistor mismatch occurs. Therefore, it is recommended to use 1% tolerance resistors or better to keep the performance optimized.

V_{OCM} sets the dc level of the output signals. If no voltage is applied to the V_{OCM} pin, it will be set to the midrail voltage internally defined as:

$$\frac{\left(\mathsf{V}_{\mathsf{CC}^{+}}\right) + \left(\mathsf{V}_{\mathsf{CC}^{-}}\right)}{2}$$

In the differential mode, the V_{OCM} on the two outputs cancel each other. Therefore, the output in the differential mode is the same as the input in the gain of 1. V_{OCM} has a high bandwidth capability up to the typical operation range of the amplifier. For the prevention of noise going through the device, use a 0.1 μ F capacitor on the V_{OCM} pin as a bypass capacitor. The following graph shows the simplified diagram of the THS413x.




Figure 29. THS413x Simplified Diagram



SLOS318D - MAY 2000 - REVISED MARCH 2001

APPLICATION INFORMATION

data converters

Data converters are one of the most popular applications for the fully differential amplifiers. The following schematic shows a typical configuration of a fully differential amplifier attached to a differential ADC.




Figure 30. Fully Differential Amplifier Attached to a Differential ADC

Fully differential amplifiers can operate with a single supply. V_{OCM} defaults to the midrail voltage, $V_{CC}/2$. The differential output may be fed into a data converter. This method eliminates the use of a transformer in the circuit. If the ADC has a reference voltage output (V_{ref}), then it is recommended to connect it directly to the V_{OCM} of the amplifier using a bypass capacitor for stability. For proper operation, the input common-mode voltage to the input terminal of the amplifier should not exceed the common-mode input voltage range.




Figure 31. Fully Differential Amplifier Using a Single Supply



SLOS318D - MAY 2000 - REVISED MARCH 2001

APPLICATION INFORMATION

data converters (continued)

Some single supply applications may require the input voltage to exceed the common-mode input voltage range. In such cases, the following circuit configuration is suggested to bring the common-mode input voltage within the specifications of the amplifier.




Figure 32. Circuit With Improved Common-Mode Input Voltage

The following equation is used to calculate RPU:

$$R_{PU} = \frac{V_{P} - V_{CC}}{\left(V_{IN} - V_{P}\right)\frac{1}{RG} + \left(V_{OUT} - V_{P}\right)\frac{1}{RF}}$$

driving a capacitive load

Driving capacitive loads with high performance amplifiers is not a problem as long as certain precautions are taken. The first is to realize that the THS413x has been internally compensated to maximize its bandwidth and slew rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the output will decrease the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series with the output of the amplifier, as shown in Figure 33. A minimum value of 20 Ω should work well for most applications. For example, in 50- Ω transmission systems, setting the series resistor value to 50 Ω both isolates any capacitance loading and provides the proper line impedance matching at the source end.




Figure 33. Driving a Capacitive Load



SLOS318D - MAY 2000 - REVISED MARCH 2001

APPLICATION INFORMATION

Active antialias filtering

For signal conditioning in ADC applications, it is important to limit the input frequency to the ADC. Low-pass filters can prevent the aliasing of the high frequency noise with the frequency of operation. The following figure presents a method by which the noise may be filtered in the THS413x.




Figure 34. Antialias Filtering

The transfer function for this filter circuit is:

$$H_{d}(f) = \left[\frac{K}{-\left(\frac{f}{FSF \ x \ fc}\right)^{2} + \frac{1}{Q} \ \frac{jf}{FSF \ x \ fc} + 1}\right] x \left[\frac{\frac{Rt}{2R4 + Rt}}{1 + \frac{j2\pi fR4RtC3}{2R4 + Rt}}\right] \qquad \text{Where } K = \frac{R2}{R1}$$

FSF x fc =
$$\frac{1}{2\pi\sqrt{2 \text{ x R2R3C1C2}}}$$
 and Q = $\frac{\sqrt{2 \text{ x R2R3C1C2}}}{\text{R3C1} + \text{R2C1} + \text{KR3C1}}$

K sets the pass band gain, fc is the cutoff frequency for the filter, FSF is a frequency scaling factor, and Q is the quality factor.

$$FSF = \sqrt{Re^2 + |Im|^2} \text{ and } Q = \frac{\sqrt{Re^2 + |Im|^2}}{2Re}$$

where Re is the real part, and Im is the imaginary part of the complex pole pair. Setting R2 = R, R3 = mR, C1 = C, and C2 = nC results in:

FSF x fc =
$$\frac{1}{2\pi RC \sqrt{2 x mn}}$$
 and Q = $\frac{\sqrt{2 x mn}}{1 + m(1-K)}$

Start by determining the ratios, m and n, required for the gain and Q of the filter type being designed, then select C and calculate R for the desired fc.



SLOS318D - MAY 2000 - REVISED MARCH 2001

PRINCIPLES OF OPERATION

theory of operation

The THS413x is a fully differential amplifier. Differential amplifiers are typically differential in/single out, whereas fully differential amplifiers are differential in/differential out.




Figure 35. Differential Amplifier Versus a Fully Differential Amplifier

To understand the THS413x fully differential amplifiers, the definition for the pinouts of the amplifier are provided.

Input voltage definition	$v_{ID} = \left(v_{I+}\right) - \left(v_{I-}\right)$	$V_{IC} = \frac{(V_{I+}) - (V_{I-})}{2}$
Output voltage definition	$v_{OD} = (v_{O+}) - (v_{O-})$	$V_{OC} = \frac{\left(V_{O+}\right) - \left(V_{O-}\right)}{2}$
Transfer function	$V_{OD} = V_{ID} \times A_{(f)}$	
Output common mode volta	age V _{OC} = V _{OCM}	
Differential Structure R Coupled Noise at The		Differential Structure Rejects Coupled Noise at The Output
	$v_{\rm IN-}$	

VIN+

Differential Structure Rejects

Coupled Noise at The Power Supply

Figure 36. Definition of the Fully Differential Amplifier

Vосм

Vcc-

0-




SLOS318D - MAY 2000 - REVISED MARCH 2001

PRINCIPLES OF OPERATION


theory of operation (continued)

The following schematics depict the differences between the operation of the THS413x, fully differential amplifier, in two different modes. Fully differential amplifiers can work with differential input or can be implemented as single in/differential out.



Note: For proper operation, maintain symmetry by setting $R_f 1 = R_f 2 = R_f$ and $R_{(g)} 1 = R_{(g)} 2 = R_{(g)} \Rightarrow A = R_f/R_{(g)}$

Figure 37. Amplifying Differential Signals



RECOMMENDED RESISTOR VALUES

GAIN	R(g) Ω	R _f Ω
1	390	390
2	374	750
5	402	2010
10	402	4020

Figure 38. Single In With Differential Out

If each output is measured independently, each output is one-half of the input signal when gain is 1. The following equations express the transfer function for each output:

$$V_{O} = \frac{1}{2} V_{I}$$

The second output is equal and opposite in sign:

$$V_{O} = -\frac{1}{2} V_{I}$$



SLOS318D - MAY 2000 - REVISED MARCH 2001

PRINCIPLES OF OPERATION

theory of operation (continued)

Fully differential amplifiers may be viewed as two inverting amplifiers. In this case, the equation of an inverting amplifier holds true for gain calculations. One advantage of fully differential amplifiers is that they offer twice as much dynamic range compared to single-ended amplifiers. For example, a $1-V_{PP}$ ADC can only support an input signal of $1 V_{PP}$. If the output of the amplifier is $2 V_{PP}$, then it will not be practical to feed a $2-V_{PP}$ signal into the targeted ADC. Using a fully differential amplifier enables the user to break down the output into two $1-V_{PP}$ signals with opposite signs and feed them into the differential input nodes of the ADC. In practice, the designer has been able to feed a 2-V peak-to-peak signal into a 1-V differential ADC with the help of a fully differential amplifier. The final result indicates twice as much dynamic range. Figure 39 illustrates the increase in dynamic range. The gain factor should be considered in this scenario. The THS413x fully differential amplifier offers an improved CMRR and PSRR due to its symmetrical input and output. Furthermore, second harmonic distortion is improved. Second harmonics tend to cancel because of the symmetrical output.





Figure 39. Fully Differential Amplifier With Two 1-VPP Signals

Similar to the standard inverting amplifier configuration, input impedance of a fully differential amplifier is selected by the input resistor, $R_{(g)}$. If input impedance is a constraint in design, the designer may choose to implement the differential amplifier as an instrumentation amplifier. This configuration improves the input impedance of the fully differential amplifier. The following schematic depicts the general format of instrumentation amplifiers.

The general transfer function for this circuit is:





PRINCIPLES OF OPERATION

circuit layout considerations

To achieve the levels of high frequency performance of the THS413x, follow proper printed-circuit board high frequency design techniques. A general set of guidelines is given below. In addition, a THS413x evaluation board is available to use as a guide for layout or for evaluating the device performance.

- Ground planes—It is highly recommended that a ground plane be used on the board to provide all
 components with a low inductive ground connection. However, in the areas of the amplifier inputs and
 output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling—Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets—Sockets are not recommended for high-speed operational amplifiers. The additional lead inductance in the socket pins will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board is the best implementation.
- Short trace runs/compact part placements—Optimum high frequency performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components—Using surface-mount passive components is recommended for high frequency amplifier circuits for several reasons. First, because of the extremely low lead inductance of surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be kept as short as possible.




SLOS318D - MAY 2000 - REVISED MARCH 2001

PRINCIPLES OF OPERATION


power-down mode

The power-down mode is used when power saving is required. The power-down terminal (\overline{PD}) found on the THS413x is an active low terminal. If it is left as a no-connect terminal, the device will always stay on due to an internal 50 k Ω resistor to V_{CC}. The threshold voltage for this terminal is approximately 1.4 V above V_{CC}. This means that if the \overline{PD} terminal is 1.4 V above V_{CC}, the device is active. If the \overline{PD} terminal is less than 1.4 V above V_{CC}, the device is on when PD reaches -3.6 V, (-5 V + 1.4 V = -3.6 V). By the same calculation, the device is off below -3.6 V. It is recommended to pull the terminal to V_{CC} in order to turn the device off. The following graph shows the simplified version of the power-down circuit. While in the power-down state, the amplifier goes into a high impedance state. The amplifier output impedance is typically greater than 1 M Ω in the power-down state.





Due to the similarity of the standard inverting amplifier configuration, the output impedance appears to be very low while in the power-down state. This is because the feedback resistor (R_f) and the gain resistor ($R_{(g)}$) are still connected to the circuit. Therefore, a current path is allowed between the input of the amplifier and the output of the amplifier. An example of the closed loop output impedance is shown in Figure 42.



OUTPUT IMPEDANCE (IN POWER DOWN)



SLOS318D - MAY 2000 - REVISED MARCH 2001

PRINCIPLES OF OPERATION


general PowerPAD design considerations

The THS413x is available packaged in a thermally-enhanced DGN package, which is a member of the PowerPAD family of packages. This package is constructed using a downset leadframe upon which the die is mounted [see Figure 43(a) and Figure 43(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 43(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of the surface mount with the, heretofore, awkward mechanical methods of heatsinking.

More complete details of the PowerPAD installation process and thermal management techniques can be found in the Texas Instruments Technical Brief, *PowerPAD Thermally Enhanced Package (SLMA002)*. This document can be found at the TI web site (www.ti.com) by searching on the key word PowerPAD. The document can also be ordered through your local TI sales office. Refer to literature number SLMA002 when ordering.



NOTE A: The thermal pad is electrically isolated from all terminals in the package.

Figure 43. Views of Thermally Enhanced DGN Package




SLOS318D - MAY 2000 - REVISED MARCH 2001

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

D (R-PDSO-G**) 14 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012




SLOS318D - MAY 2000 - REVISED MARCH 2001

MECHANICAL DATA

DGN (S-PDSO-G8)

PowerPAD[™] PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions include mold flash or protrusions.

D. The package thermal performance may be enhanced by attaching an external heat sink to the thermal pad. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.

E. Falls within JEDEC MO-187

PowerPAD is a trademark of Texas Instruments.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products. www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2001, Texas Instruments Incorporated